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ABSTRACT

Eun, Jim. MSE, Purdue University, December 1992. High Temperam Ohmic Contact
Technology to N-Type GaAs. Major Professor: James A. Cooper, Jr.
As the reliability issues become more prevalent in the electronics industry, a properly
engineered device must sustain its high performance characteristics not only under the
ideal operating conditions but also under the hostile environments. Among many harsh
environments that must be taken into considerations, the high temperam environment is
the predominant concern for many industries, especially for automobile, aerospaa, and
militaxy industry.
In order for a device to properly operate and hold its original characteristics reliably
at an1 elevated temperature for an extended period of time, one of the most critical
requirements that must be met is the thermal stability of the ohmic contacts. This thesis
presents the fabrication and characterization of the high temperature NilfA4Tiio/Ge4In
ohmic contacts to N-type GaAs. Important issues related to the ohmic contacts at an
elevated temperature such as the specific contact resistance, spiking effect, and the
surface passivation are examined. In order to provide a relativistic paint of view, the
conv(entionalnon-high temperature Au/Ge/Nfli ohmic contacts to N-type GaAs is also
investigated and compared to the high temperature ohmic contacts. Finally, a brief
invesxigation on the non-alloying M o m s ohmic contacts is reported

INTRODUCTION

GaAs is a III-V compound semiconductor which was first created by ~oldschmidt[~]
in the 1920s. The first article on the electronic properties of III-V compound
semiconductors was published in 1952 and ever since then, GaAs has progressively
established its presence in the semiconductor industry. This introductory chapter will
explore some of the characteristics of GaAs, and the major driving force behind making
GaAo a competitive material for electronic devices. This chapter will also include a brief
discussion on the importance of high temperature electronics and the h,igh temperature
ohmic contact technology. Finally the thesis overview is given at the end of this chapter.
1.1

Characteristics of GaAs
For more than t h e decades, silicon has been considered to be the dcbrninant material
for the semiconductor device fabrication due to its ease of processing and well understood
devicle physics behind the operation of silicon semiconductor devices. Because of such
predominance of the silicon technology, GaAs attracted a little or no interest and
comrrrerciaVmilitary market for GaAs was almost in non-existence. Halwever, with the
emergence of viable GaAs processes and rapidly growing demand for devices that
operate at microwave frequencies, GaAs has emerged as a legitimate contender to silicon
devices in the semiconductor market.
One of the advantages of GaAs over Si is its high electron mobility. This is the
primary reason which allows GaAs devices to operate at microwave frequencies. Figure
1.1 illustrates that at a low electric field, the drift velocity is linearly related. Although
the mobility in this linear region is a function of temperature and impurity concentration,
the electron mobility of GaAs can be approximately six times higher than that of Si.
However, it is important to emphasize that at a high electric field, the drift velocity of
GaAs actually becomes lower than that of Si as shown in Figure 1.1. A recent analysis
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indicates that GaAs digital circuits should run two to five times faster than Si digital
circuits andfor have lower power dissipation. GaAs FETs work easily in 20 GHz range,
and experimental devices have been operated at around 60 GHZ[~].
( 3 a s became a legitimate contender in the semiconductor industry as a viable device
material not only because of its speed advantage but also because of' its ability to be
r d i y produced in semi-insulating substrate form. This leads to low parasitics and true
monolithic circuit implementation since the device isolations can be easily achieved with
the semi-insulating layers. It is estimated that GaAs can be made with resistivities above
108 ohm-an,whereas Si can be fabricated with resistivities of only 100 ohm-cm[l].
l"he reason for such high resistivities can be explained by the energy band structure of
GaAs. Compared to the room temperature Si bandgap of 1.11 eV, GaAs bandgap is 1.43
eV at the room temperam. This higher bandgap means that the thermal excitation of the
carriers from the valence band to the conduction band is more difi5cult for G a s ,
therefore leading to a higher resistivity value. Also, this lower thermal generation rate at
room temperature means that GaAs should theoretically have a higher intrinsic
temperature limit than that of Si. Additionally, the wider bandgap of G a s coupled with
a shc~rtminority carrier lifetime leads to a higher radiation hardness. Equally important,
because the energy band structure of GaAs is direct bandgap, GaAs; can be readily
utilizd in opto-electronics applications.

1.2

High Temperature Electronics
As discussed previously, the wider bandgap of GaAs allows the theoretical operation
of Gids at a higher temperature than that of Si. It is estimated that the intrinsic upper
limit of operation temperature for Si is 300 'C to 350 'C, whereas for GaAs is around
This higher intrinsic upper limit of operation temperam makes GaAs a more
450 'c[~].
reliable material for high temperature e l m n i c s than Si.
Among many hostile environments that a device must withstand, excess thermal
stress is one of the biggest concern. This is especially true for military, automobile, and
aerospace industry, where a large portion of their electronics routinely encounter intense
thermal stresses. With ever increasing demand on the reliability in today's electronics
market, the temperature hardened devices arc becoming more or :less a standard
requirement. The recent war in the Persian Gulf demonstrated the need for electronic
systems to survive in a very hot desert environment. Automobiles and airplanes

increasingly incorporate ICs that must withstand the intense heat from the natural
environments, as well as from internal sources such as engines.
For non-high temperature electronics, additional components, such as the cooling
unit, must be added to the system in order to prevent the devices from exposure to exass
thermal stresses. These additional components result in the decrease in reliability
because of increase in number of total components present in the system. Therefore, high
temperature electronics reduces the total number of components present in the system,
thereby increasing the reliability of an electronic system. The high temperature
electronics technology utilizing GaAs provides not only the higher reliability at an
elevated temperature, but also provides the economic advantage over the non-high
telnperature technology. For instance, when conventional eltctronic devias utilized the
cooling systems in order to withstand the thermal stress, this resulted in the increase in
the overall weight of a system. For auto and aerospace industry, weight is of prime
ix~portancesince the reduced weight means si
cant savings in the fuel cost and also
the increase in payload. The high temperature electronics technology can eliminate such
cooling systems, therefore providing m m economic almwives.
It can be concluded that the opportunities in the high temperature eleztronics market
an: tremendous when an appropriate material, such as GaAs, is properly utilized. In
order to successfully penetrate such a lucrative market, reliability is the main issue that
must be examined thoroughly. The stable high temperature ohmic contact ttchnology
represents one of the biggest challenges, and developing the reliable high temperature
ohmic contacts is critical toward successfully implementing the high temperature
electronics technology.

1.3

High Temperature Ohmic Contact Ttchnology
In order to successfully implement the high temperature eltctronics technology, many
facrtors must be taken into consideration. It is known that the dominant failure
mechanisms in semiconductor eleztronics arc those failures that arc independent of the
semiconductor junction material. Wear out of the semiconductor junctions may never be
the limiting factor in any high temperature tcchnology[2]. The dominant failure
gnifi
therefore reducing the device life time at
mechanism that causes the reliability problems,
high temperatures, is the inter-diffusion at metal-semiconductor interface. This means
that the contact structures present in the ICs arc the primary source of this interdif'fusion

effex:t. Therefore, fabricating the stable high temperature ohmic contacts is the fmt step
toward successfully implementing the high temperature electronics technology.
Another important issue related to the thermal stability of the ohmic contacts is the
stoichiometry of GaAs surface at an elevated temperature. Besides th~edegradation of
metals themselves at an elevated temperature, the surface of GaAs dissociates at around
300 'C, and some method must be used to passivate the GaAs surface at an elevated
temperature.[22] Without the proper surface passivation, the surface degradation will
affect the stability of ohmic contacts, ultimately leading to a catastropl~icfailure of the
0hmi.c contacts at an elevated temperature. Therefore, the proper surface passivation is
essential in order to successfully implement the high temperature ohmic contacts.
'I'he purpose of this thesis is to investigate and develop the high temperature ohmic
contacts to N-type GaAs. This involves characterizing different combinations of metal
layers at high temperatures for an extended period of time, properly passjivating the GaAs
surface to minimize the As outdiffusion, and developing a proper method of analyzing
the electrical characteristics of the ohmic contacts. The vital processing issues and the
reliability of the ohmic contacts at elevated temperatures must also be adclressed.

Thesis Overview
In. Chapter 2, some background information related to the ohmic co~ntactsto N-type
GaAs is presented. Chapter 3 will provide the critical processing techniques utilized in
this experiment in order to successfully fabricate the high temperature ohmic contacts. A
detailed discussion on the measurement technique to extract the specific contact
resistance is given in Chapter 4. Chapter 4 also covers other measurements utilized in the
analysis of the high temperature ohmic contacts. Chapter 5 will present the electrical
characterization results of the high temperature ohmic contacts, exploring the critical
issues that affect the characteristics of the contacts. Finally, Chapter 6 will provide the
conclilsion and some recommendations for the future work. Detailed information on the
high tt:mperature ohmic contact fabrication procedure can be found in Appendix.
1.4

CHAPTER 2

BACKGROUND

This chapter provides the necessary background information on the ohmic contacts to
N-type GaAs. Section 2.1 discusses some of the important para~netersused in
characterizing the ohmic contacts. This section also includes a brief discussion on the
theory of metal-semiconductor junctions and different conduction mechanisms at the
metal-semiconductor interface. The survey of conventional Au/Ge/Ni/Ti ohmic contacts
to N-type GaAs is given in Section 2.2. Section 2.3 will discuss the high temperature
NilAlrTi/Mo/Ge/In ohmic contacts investigated in this thesis. Finally, Section 2.4 will
present a discussion on predicting the reliability of a device from an accellerated life time
test.

2.1

Ohmic Contacts
The purpose of the ohmic contacts is to provide a current path into and out of
semiconductor with minimum resistance. Although the ohmic contacts should have a
linear I-V characteristic, it is not necessary to have a perfectly linear I-V relationship.
The more important characteristic that the ohmic contacts must posses is that the voltage
drop across the contact should be negligible compared to the voltage drop across the
device active region. Also, the ohmic contacts should not degrade the device to any
significant extent over time and should not inject any minority carriers.

2.1.1 Specific Contact Resistance
In order to characterize the ohmic contacts, several key parameters that determine the
quality of the ohmic contacts must be addressed. The most important parameter is the
contact resistance. To define the contact resistance, one can visuali.ze a block of

selniconductor with resistivity p and current flowing perpendicular to the cross section
area A as shown in Figure 2.1. Then, the resistance of semiconductor from one end to
another is pUA, and the total resistance RTcan be expressed as
RT = 2Rc+ pL/A
(2.1)
where Rcis the contact resistance. Usually for ICs, the contacts are in the form of planar
stnuctures as shown in Figure 2.2. Therefore, one can define the contact resistance to be
the resistance between the metallization and the imaginary plane at the edge of the
colltact metal. Because the size of the metal pad varies, it is more convenient to use the
area independent parameter called the specific contact resistance PC,
PC = R A
(2.2)
where A in this case is the area of the metal contact.
In an ideal contact structure, the current is assumed to be flowing uniformly
throughout the metal and across the metal-semiconductor interface. However, in a real
situation, most of the current tends to flow near the edge. This is called current crowding
effect, and this is one of many non-ideal phenomena that effect the contact resistance of
the ohmic contacts. More detailed discussion on the effect of current crowding and other
nonl-ideal phenomena can be found in [3] - [8]. Therefore, the definition of contact
resistance can be confusing in a real situation. When the contact resistance is electrically
measured, it certainly includes the metal-semiconductor contact resistance, but it also
includes a portion of metal immediately above the metal-semiconductor interface, a
porition of semiconductor below that interface, current crowding effect, spreading
resistance under the contact, and any interfacial oxide between the metal and
semiconductor, to name a few.
'When most of the current flows into the contact near the edge, it is found that the
magnitude of the current in semiconductor decreases exponentially from the contact edge.
The distance from the edge where the current falls to l/e of its original current value is
called the transfer length Lt and it is defined as191
= Sqrt(p&h)
(2.3)
where R , h is the sheet resistance of semiconductor. It can be seen from the above
equation that the specific contact resistance is a function of semiconductor sheet
resistance and the transfer length. More detailed discussion on the contact resistance
utilizing Transfer Length Model (TLM) will be given in Chapter 4.
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Figure 2.1 A slab of rcmiconductor with ohmic contacts at the two ends.
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Figure 2 2 Planar contact saucna with the imaginary plane.

2.1.2 Metal-Semiconductor Interface
In order to understand how the ohmic contacts are formed, it is first necessaxy to
introduce the theory of metal-semiconductor interface. The metal-semiconductor contact
wiU first discovered by Braun in 1874[9], and the first acceptable theory on the metalsemiconductor contact was provided by Schottky in the 1930s. In his honor, metalsemiconductor contact devices are sometimes r e f d to as Schottky barrier devices. .
Figure 2.3 and 2.4 illustrate the energy band diagrams of two possible situations
when the metal is in contact with the semiconductor. Figure 2.3 illustrates the case where
the metal work function
is less than the semiconductor work function @a. When the
metal and the semiconductor make an intimate contact under such condition, the Fermi
level of metal and semiconductor must line up in order to reach the thermal equilibrium
state. During such process, the valence band and the conduction band must bend, and
&is results in the energy band diagram as shown in Figure 2.3. This type of contact is
categorized as an accumulated type contact. Accolding to the Schottky themy, the barrier
which is defmed as @ t d h -X, depends only on the &Iand electron affinity X.
height a,
With this in mind, it can be concluded that the accumulated type contact is prcfemd for
the ohmic contacts since the carriers in semiconductor and metal encounter the minimum
resistance to their flow in and out of semiconductor. However, it is experimentally
verified that the Ob is relatively independent of Om[lOI. This relative constancy of Ob
with Om is called Fermi-level pinning, and this effect makes it extremely difficult to
engineer an accumulated type contact.
When U h is greater than Or, it fonns a depleted type contact as shown in Figure 2.4,
anld this is generally the type of contact formed when the metal makes a contact with
semiconductor. From Figure 2.4, it is clear that there is the potential barrier of &I-&for
e1e:ctrons flowing from semiconductor to metal, and the potential barrier of a m - X for
e1e:ctrons flowing from metal to semiconductor. Such a junction is rectifying and is
called a Schottky barrier. Again, as previously mentioned, the @b is relatively
independent of the metal work function, therefon the barrier height cannot be controlled
by selecting a particular type of metal. This independence of the barrier height is
believed to be caused by the large density of surface states prwcnt in ~ a A s . [ l l ]-[I31
Figure 2.5 illustrates these surface states, and it is this surface state density that tends to
set the @b by pinning the F e d level. Therefore, Ob is generally a function of the
semiconductor only.

Majority camas
/

Before contact

After contact

Figure 2.3 Accumulated type contact.
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-

W
After contact

Figure 2.4 Dcplettd type contact

Ev

P

Surface states

Figm 2 5 F e d level pinning due to the surface states.

It is clear from the previous discussion that the Ob cannot be easily controlled by the
metal selection, and therefore utilizing different metals certainly is not a good technique
to farm the ohmic contacts. The ohmic contacts are fiquently defined as the regions of
high recombination rate. This implies that highly damaged regions should serve as good
ohmic contacts. However, this again is not practical since the last thing that a person
wants to do is to damage the device. This leaves the doping concentration as the only
viable method for producing the ohmic behavior. Although Ob is independent of the
doping concentration, the depletion layer width W is a function of doping concentration
w = 4 ( w q dW V - ~ T I ~ )
(2.4)
where e is the relative permittivity of a semiconductor, q is the electron charge, T is the
temperature, Vbi is the built-in potential, and k is Boltzmann's constant. The term kT/q
arises from the conaibution of the majority carrier distribution tail.[l7] It should be
notecl that the barrier height does actually depend weakly on the doping concentration
through the image force barrier lowering, and this is further discussed in [lo]. With the
depletion width being proportional to I ~ N D
higher
,
doping will produce narrower W and
as W gets narrower, the probability for the carriers to tunnel through the barrier incrcascs.
Therefore, by narrowing the barrier width by high doping concentration, it is possible to
achieve an ohmic type contact based on the tunneling mechanism.

2.1.3 Conduction Mechanisms
There are basically three types of conduction mechanisms based on the doping
concentration of semiconductor, and they are shown in Figure 2,.6. When the
semiconductor doping concentration is less than 1017 cm-3, the major conduction
mechanism is called Thermionic Emission (TE). For TE,because the barrier width is too
wide, the carriers are unable to tunnel but rather thmally excited over the bamer.
However, for the other extreme case where the doping concentration is higher than
1019 cm-3, the barrier is sufficiently narrow enough for the carriers to tunnel directly.
This type of conduction mechanism is called Field Emission (FE). B;E is the main
mech,mism behind producing the ohmic behavior of metal contacts. W e n the doping
level is intermediate between 1017 cm-3 and 1019 cm-3, a mechanism called
Thermionic-Field Emission (TFE),where the camers are thermally excited to an energy
level where the barrier is sufficiently narrow enough to allow the tunneling to take place,
dominates. A more detailed discussion on these three types of conduction mechanisms
are psented in [20] and [21].

b) Field Emission

Figure 2.6 Conduction mechanisms.

In order to discuss the conduction mechanism in a more quantitative manner, the TE
current density J across the barrier can be described by[91
J = A**T~
exp(qWkT) [exp(qV/kT) - 11
= JS [exp(qV/kT) -11
= Jl exp(qV/kT)
for V>>kT/q
(2.5)
where V is the forward voltage applied across the barrier, and A*% the effective
Richardson constant. A contact operating by TE is obviously not a good ohmic contact.
Sincc: the ohmic behavior is based on FE,the current density can be described in the form
of 191,
J(FE) = exp (q-)
(2.6)
EOO = q ~ 4 d
n (~/m*)
where h is Plank's constant, N is the doping concentration, e is the permittivity, and m*is
the effective mass of an electron. Note that the tunneling current increases as the square
root of doping concentration, and this illustrates the idea how the tunneling can be
achieved by degenerately doping the semiconductor.
The major technique to achieve such high doping under the contact is to utilize the
metdls that c& dope the surface upon alloying. Other strategy involves creating a graded
transition of the crystal type between the semiconductor surface and the bulk of
semic:onductor. For such technique, the barrier height can be reduced by selecting an
appropriate material, such as InAs, and produce a gradual compositional change from
surface to bulk of semiconductor. The compositional grading removes (anyconductionband b a r r i d l 4 and the surface Fermi level of InAs is normally pinned in the conduction
band,[lS] thus providing a low resistance path for the carriers, kspective of the top
metalbation. Such structure does not require the alloying procedure in uxdcr to form an
ohmic contact. Similar results can be obtained by a much simpler structure where the
contact system consists of an abrupt layer of N+ InAs grown by Molecular Beam Epitaxy
(MBE) directly on GaAs. The band diagram for such structure is shown in Figure 2.7.
More detailed discussion on InAdGaAs contacts are given in [43]-[44].

2.2

AulGe4Niii Ohmic Contacts to N-type GaAs
The selection of a metallization system that creates a surface region with a high
carrier concentration, therefore promoting a tunneling mechanism through &ping is the
most commonly accepted way of mating the low resistance ohmic contacts.[231-[25]

Figure 2.7 Band diagram of an abrupt InAdGaAs hetcrojunction. Band diagram
indicates a pinned Fcrmi level near midgap.

Such metallization system consists of a base metal and a doping element, where both
react with each other to become an eutectic upon alloying.
'The most widely used metallization system based on such concept is the A&/Nm
contacts to N-type GaAs, where Au acts as a base metal, Ge acts as a dopant element, Ti
acts as a diffusion barrier, and Ni acts as a catalyst during the alloying procedure to
improve the uniformity. Upon alloying, a degenerately doped semiconductor layer is
forrned principally by the diffusion of Ge into the lattice sites vacated by Ga which
outcliffusesinto the contact mtal.[2qSince Ge is a donor, this forms a heavily doped Ntype: region that promotes tunneling mechanism which leads to an ohmic behavior. This
proc:ess can be improved by incorporating a thin Au layer, where Au reacts with GaAs,
thus;providing the vacancies for Ge to move into GaAs.
The role of Ge has boen discussed in several research papers,[35]-[39] and it has
been speculated that Ge is not just a dopant but it is also a key element in initiating the
melting process. It is also experimentally verified that excessive Ga out-difTusion or
excessive Ge in-diffusion would result in a higher contact resistance value. In fact, it is
found that the lowest contact resistance can be achieved when the ratio of Ge in-diffusion
to Ga out-diffusion approaches one.[33]
At the metal-semiconductor interface, GaAs is decomposed by reactions such as
shown below.
Au + GaAs --> Au-Ga + As
Ni + As ---> NiAs
Here, Ni acts as a catalyst which combines with the decomposed As and promotes Au
reactivity with GaAs. Without Ni, when the temperature is increased to the Au-Ge
eutectic point of 356 'C, the Au-Ge melt "balls-up" at the portion where GaAs started to
decc~mpose.GaAs at this portion is further decomposed and the Au based melt begins to
be saturated by Ga, causing the irregular alloying process. When Ni is incqomted into
the tantact system, Ni easily dissociates a large amount of GaAs at around 300 'C and
fomls an uniform reactant layer which suppresses the irregularity and improves the
morphology.[~Ol Also, Ge is diffused into Ni layer, and this prevents the
recrystallization of Ge and promotes uniform alloying process. It is interesting to note
that the order of Ni evaporation relative to other metals is not important because Ni has a
high reactivity and diffuses rapidly through the film. It is also experhentally proven that
the fast diffusion of Ni enhances the adhesion of metals to GaAs.
Hecause of its high conductivity, Au is the metal of choice for the IC metalkation.
How~evcr,as discussed previously, Au interacts extensively with GaAs due to the high

solubility of Ga in Au. Although Au promotes the vacancies in GaAs where Ge can
move in, the excess amount of Au can be detrimental to the ohmic contacts, and thuefore
the excess amount of Au must be separated from GaAs. This is usually accomplished by
utilizing a diffusion barrier within the ohmic contact system, and it is found that Ti
im]pves the diffusion properties.[41]-[42] It is speculated that Ti prcvents excess Au
diffusion and forms a lower resistivity ohmic contact alloyed at lower temperatwe than
that of AdGeMi ohmic c0ntact.[~5] Figure 2.8 illustrates the crossection of a
conventional Au/Ge/Ni/Ti ohmic contact system investigated in this thesis.
Although the Au/Ge/Ni/Ti contact system has been around for a long time, it still
renlains as more of an art than a technology. The physics behind the interdiffusion and
intc:rmetallic compound formation between the metals and GaAs is largely depended on
the alloying conditions, and several efforts have been made to clarify the alloying
reaction in the Au/Ge/Ni/Ti contact system.[271-[34] One interesting finding is that for
prolonged annealing, Ni will penetrate irregularly into GaAs, causing poor ohmic
behavior. Therefore, a rapid heating and cooling is essential for low resistance ohmic
contacts because unwanted compounds may form during the heating and cooling
transition if the transition is too slow. Therefore, Rapid Thermal Annealing (RTA) can
be zur ideal method of implementing the alloying process.
It is no doubt that the Au/Ge/Nfli contact system produces low contact resistance
which is desirable in many IC applications. However, very little investigation has been
conducted to examine its thermal stability at an elevated temperature. Nevertheless, it
can be intuitively stated that the reliability of the Au/Ge/Nfli contact system at an
elevated temperature will be poor due to the significant amount of interdiffusion effect
and intermetallic compound formation. In fact, this thesis presents the data which seems
to support the idea that the Au/Ge/Nfli contacts does fail catastrophically under the
thermal stress in a short period of time. More detailed discussion can be found in Chapter
5.
One way of minimizing the inter-diffusion effect, therefore improving the reliability,
is to use a diffusion barrier that is mostly refractory metals such as P$ Pt,W, and Mo.
Another way to overcome the instability at an elevated temperature is to eliminate Au
entirely from the contact system. This lcads to the high temperature ohmic contacts, and
this is discussed in the next section.

Figure 2.8 Au/Gc/Nfli ohmic contact system at Purdue University.

2.13

High Temperature N i / N i o / G e / I n Ohmic Contact
Figure 2.9 illustrates the high temperature ohmic contact structure investigated in this
thesis. This contact structure consists of two components--the ohmic metal stack
colnsisting of Ni/Mo/Ni/In/Ni/Ge/Niand the overlayer metal stack consisting of NiJAWi.
The ohmic metal stack produces the alloying behavior upon annealing, whtre the purpose
of Ge and Ni is the same as those discussed in the AdGe/Ni/ri contact system. In is
believed to enhance the melting process during the alloying. Mo in the ohmic metal stack
is used as a refractory metal diffusion barrier which prevents any excess diffusion from
the overlayer metal stack into GaAs. Ni covers Mo to prevent Mo from oxidizing, as
well as to protect Mo from CF4 which is used to etch the SbN4 deposited on top of the
otlmic metal stack for alloying procedure. It is important to note that the alloying
temperature must reach in excess of 850 'C in order to produce an ohmic behavior, and
KrA is chosen as the annealing method.
The purpose of the overlayer metal stack is to lower the overall contact resistance of
the ohmic contacts. By providing a highly conductive layer, more consistent contact
re:sistance data can be obtained. This is because when the contact metal is resistive, the
contact resistance measurement is extremely sensitive to factors such as the probe
pressure and probe location. Ti in the overlayer metal stack acts as an adhesion promoter,
Al.acts as a high conductance layer, and Ni acts as a capping layer to prevent A1 from
oxidizing. The overlayer metal stack is evaporated after the ohmic metal stack is
annealed.
For the contact system described above, one can speculate that the stability of the
ohmic contacts at an elevated temperature can be significantly improved when compared
to the Au/Ge/Ni/ri contact system.. This is because the high temperature ohmic contact
system incorporates two key issues--Mo refractory metal layer as the diffusion barrier,
and non-Au overlayer metal. A more detailed analysis on the high temperature ohmic
contacts can be found in Chapter 5.

2.4

Reliability Prediction
In order to produce and continually improve the reliability of electronic devices, it is
necessary to find a way of predicting the reliability of a device. The reliability prediction

Overlayer metal stack

Ohmic metal stack

GaAs

d

Figure 2.9 High temperam ohmic contact strucnuc.

is very important in that it is useful for forecasting factors such as warranty costs,
availability, test facility requirements, and logistics support. When the failure
characteristics of a properly engineered device are to be examined, the time requirement
in order to detect any siwcant deviation from the original characteristics under the
n o d operating conditions can be extraordinarily long. In a practical point of view,
some methods must be utilized in order to obtain the failure chatacteristics in a ~latively
reasonable amount of time. The most predominant =liability prediction method utilized
extensively in the electronics industry involves testing the devices at an elevated
temperature. This accelerated test allows the ability to create in a short period of time the
same failure modes that would take much longer to occur under normal operating
ccbnditions.

2.4.1 Arrhenius Equation

It is known that many IC failure mechanisms are due to chemical or physical
processes, and these processes can be accelerated by temperature.[lq Well-known
examples include the corrosion of A1 metallizations, the diffusion of metal into the ohmic
contacts, and Au/Al intermetallic formation. The reaction rate R of these failure
mechanisms can be expressed in the form of an Amhenius cquation[l7I
R = Ro exp (-E4/kT)
(2.7)
where ROis the reaction rate at 1/T = 0, and & is the activation energy of a
failure mechanism in eV. When the device is stressed for a certain amount of timc,the
dc:vice is expected to fail at a certain point called Mean Time Before Failure(MTBF),and
the product of this failure time and the reaction rate should be a constant. Thezefore,
MTBF = constant / R = constant x expm / kT)
or
In (MTBF) = constant + E
. /kT
(2.8)
When the accelerated test is performed at several elevated temperatures and plotted in
In(MTBF)versus 1/T form using equation (2.8), a straight line can be fitted through the
da.ta, and the MTBF can be extrapolated down to o p t i n g temperature. Then, the slope
of such line can provide the activation energy of the failure mechanism. This relationship
is shown in Figure 2.10.

2.4.2 Assumptions
According to the Arrhenius relationship as described in the previous section, the
reliability prediction seems to be a simple task. However, there is a amendous amount
of controversy involving such method of reliability prediction because the failure
mechrlnisms encountered during the accelerated thennal test are not necessarily the same
mechrrnisms that cause the device to fail at the normal operating temperature. More
importantly, the extrapolated failure time is based on the idea that there is a single failure
mechanism that causes the device to fail under the thennal stress. However, it is possible
that there are more than one dominant failure mechanisms present throughout the device
lifetime.[l8] Also, the extrapolation technique used to extract the failun time at some
other temperature is extremely sensitive and produces a large error even with a slight
deviation from the actual data points. Part of the reason for such cnm is due to the fact
that Roin equation (2.7) is taken to be a constant independent of temperatye. However,
according to the Eyring rate equation[l9] FL is substantially propcwtional to the
temperature. The Arrhenius relationship basically ignored this dependence on
temperature since the dependence is small compared to that of the exponential term in the
equation, and treated it to be approximately constant.
Therefore, the Arrhenius equation is applicable only if a single mechanism is
contributing to the failure of a device. However, most often the failure of a device is due
to the combination of more than one failure mechanism, and this can be identified from
In (MTBF) versus 1/T plot. When there is more than one failure x~echanism,the
InW'BF)versus 1/T plot would display a change in slope. For a &vice with multiple
failurr: mechanisms, it is found that at high temperatures, high activation energy
mechanisms dominate while at low temperatures, low activation energy mechanisms
dominate. [2] This is illustrated in F i p 2.11.
It can be concluded that the reliability prediction based on the Arrhenius equation is
questionable when an absolute accuracy is required. However, it is also known that there
is no theoretically proven method of predicting the reliability with absolute accuracy.
Thus, it can be stated that the Arrhenius relationship can provide useful information in
estimating the reliability of a device when it is used carefully. It is no doubt that
reliability prediction is an on-going controversy, but careful usage of the Arrhenius
method should allow a person to estimate the upper limit of MTBF.

Figure 2.10 MTBF vs 1lI' plot. Slope indicates the activation energy of the
failure mcchanisrn

Figure 2.1 1 MTBF vs 1fl plot due to failme mechanisms obeying the Arrhenius
equation with activation energies of 0.5, 1.0,l.S. and 2.0 eV. Higher
activation energy dominates at higher temperat& and lower activation
energy dominates at lower tcmpcraturt.

HIGH TEMPERATURE OHMIC CONTACT FABRICATION TECHNOLOGY

This chapter explores some of the critical processing techniques utilized to fabricate
the high temperature ohmic contacts. Section 3.1 provides the graphical overview of
some of the critical processing steps, as well as different experimental runs performed
durirlg the investigation of the high temperature ohmic contacts. Section 3.2 covers the
processing parameter settings of the different systems used to fabricate the ohmic
contacts. Finally, section 3.3 discusses the vital processing issues encountered during the
fabrication of the high temperature ohmic contacts.

3.1

Ovenriew of High Temperature Ohmic Contact Fabrication
Figure 3.1 provides the graphical overview of some of the critical processing steps
involved in fabricating the high temperature ohmic contacts. Notice that t h e different
runs are performed in order to extract different information.
R.un #1 is the control run where ShN4 was not utilized throughout the entire
processing sequence in order to investigate the effect of unpassiva. GaAs surface on
the ohmic contact characteristics at elevated temperatures. Run #2 incorporates the
nitride capping layer only during the high temperature stress test in order to examine the
effect of surface passivation on the ohmic contact characteristics at elevated temperatures.
By comparing the results from Run #1 and Run #2, one can segregate the different types
of failure points: the failure point extracted from Run #1 should indicate the rise in the
contact resistance due to the ohmic metal degradation as well as the GaAs surface
degradation, whereas Run #2 should indicate the rise in the contact resistana only due to
the oiunic metal degradation, assuming that SW4 properly acts as a capping layer. From
this iclea, one can speculate that the devices from Run #2 will display a higher stability at
an elevated temperature.

RUN #1

I

Figure 3.1 NJAVi/M&e/In high temperature ohmic contact piocess overview.

Whereas Run #1 and Run #2 utilize only a proximity cap, Run #3 incorporates the
sputtered Si3N4 as a passivation layer during the annealing procedure. Because the
annealing temperature is in excess of 850 'C, it is speculated that a significant amount of
As outdiffusion from GaAs surface can occur during the annealing procedure even
though the annealing time is as short as 5 seconds. In fact, this was verified by
perf(nming the Auger analysis on the samples from Run #1 and #2, and the results are
give in section 3.3.4. Therefore, without the effective surface :passivation, As
outdiffusionwill result in a high contact resistance of the ohmic contacts.. By capping the
GaAs surface, as well as the contact metal surface, it is expected that the outdiffusion
effect can be minimized, therefore leading to a lower contact resistance. In other words,
when compared to Run #2, the initial contact resistance h m Run #3 should indicate a
lower value if the silicon nitride layer is successful at passivating the sarmple during the
RTA. However, it should be noted that although the initial contact resistance from Run
#3 is expected to be lower than that of Run #2, when thermally stressed for an extended
period timc,the failure point should be approximately the same for both Run #2 and #3.
This :is because for both runs, the surface is properly passivated with the tritride layer, and
the oldy failure mechanism is believed to be the contact metal depdatio11.

3.2

Evaporationfiputttrinfltching Systems
There are five particular systems that arc utilized extensively during the fabrication of
the ohmic contacts. A Varian E-beam evaporation system is utilized to fabricate the
conventional Au/Ge/Ni/ri ohmic contacts as shown in Figure 2.8. An Airco Ternescal Ebeam evaporation system is utilized to fabricate the high temperature ohmic contacts.
More precisely, Airco system is used to fabricate the entire ohmic metal stack as well as
Ti anti Ni in the overlayer metal stack as shown in Figure 2.9. In order to evaporate A1
for the overlayer metal stack, an NRC thermal evaporator is used. To provide a
passivation layer, an MRC 8620 sputtering system is used to sputter SiaN4, and a
Technics Plasma system is used to etch the nitride layer.

3.2.1 Varian E-beam Evaporation System
Figure 3.2 illustrates the Varian E-beam evaporation system. This system is used to
fabricate the conventional Au/Ge/Ni/Ti contact system since this system is already
characterized to produce lowest contact resistance with high consistency. .Anotherreason

for using different systems for AdGe/Ni/ri and high temperature conracts is to eliminate
any possibility of cross-contaminating the different sources utilized. during the ohmic
contact fabrication.
The Au/Ge/Ni/Ti structure as shown in Figure 2.8 is evaporated using the Varian
without breaking the vacuum. The base pressure before the evaporation is approximately
5x10-7Ton. The crystal monitor installed in the vacuum chamber is used to control tbe
thilckness of each metal layer. The thickness of each metal layer and the corresponding
crystal frequency shift are shown below.

Metal
Au

2000

38600

Ti
Ni
Ge

300
lo00
100
100

5848
4510
890

530

Airco E-beam System
Figure 3.3 illustrates the Airco E-beam system. Extensive modifications have been
performed on the system in order improve the perfommnce of the system. A new sample
holder with the cooling unit was made in order to prevent the photoresist from being
excessively baked by the heat generated from the evaporation sources. Also the crystal
monitor was placed directly on the sample holder so that its distance from the evaporation
source is same as the distance from the evaporation source to the sample. Extensive
shielding structures were placed in the vacuum chamber in order to prevent any exctss
deposition of sources on the chamber wall. A complete maintenance, such as changing
the diffusion pump oil, replacing vacuum o-rings, and calibrating E-beam sources, was
performed in order to obtain the optimum system performance.
Once the Airco system was optimized, the ohmic metal stack as shown in Figure 2.9
was evaporated without breaking the vacuum. The base pressure of the vacuum chamber
before the evaporation was around 8x10-7T. Because each layer in the ohmic metal
3.2.2

stack is rather thin, a complete characterization of the crystal monitor is performed for
each s o m e element in order to get the accurate thickness reading. The actual thickness
of each metal evaporated is v&~ed by using the Tencor Alphastep. The thickness and

the crystal frequency shift for each metal are given below.

Metal
Mo
Ni
Ge

In
Ti

3.2.3

400
100
50
50
50
100

2370
760
380
240
400
350

NRC Thermal Evaporation System
Once the ohmic metal stack is evaporated using the A i m system and annealed, the
sample is patterned again for the overlayer metal stack and loaded into the Airco system
for Ti evaporation in order to enhance the adhesion of A1 to Ni. 1mmedi.atelyfollowing
the Ti evaporation, the sample is loaded into the NRC thennal evaporation system for A1
evaporation. Figure 3.4 illustrates the NRC system configuration. For ,A1 evaporation,
the crystal monitor is not used to monitor the thickness. Instead, A1 wires of fixed size
are used, and the thickness of the evaporated Al is characterized to 5000 bk by varying the
number of Al wires used. Again, the thickness is verified using Tencor Alphastep.
Bexause a thick layer of A1 is required in the overlayer metal stack, a conventional
Tungsten filament could not be used due to its low capacity at around 1000 bk. Therefore,
a special filament, consisting of Tungsten wires wrapped around a Tungsten rod to
increase the surface area of the filament, is utilized during the Al evaporation. This is
shown in Figure 3.5. Once Al is evaporated, the sample is immediately loaded back into
the A i m system for the final Ni evaporation.
It is extremely important that the A1 source be cleaned thoroughly prior to the
evaporation. The cleaning procedure involves etching the Al source: in HCl for 5
minutes, then degreasing it in TCA, Acetone, and Methanol for 5 minutes each. The A1
source is then thoroughly dried with -nitrogen gas without DI water :rinse. The Al
evaporation without any A1 cleaning procedure was performed in order to examine its
effect. After the "dirty" Al evaporation and lift-off, the sample was exanlined under the
microscope, and the A1 layer did not show any problem. However, when the A1
evaporated sample was thermally stressed at 400 'C for 1 hour, the Al layex was bubbling
and peeling off from the sample. The SEM picture of this effect is shown in Figure 3.6,
and it illustrates the importance of Al cleaning procedm prior to the evaporation.

3.2.4 MRC 8620 Sputter System
Figure 3.7 illustrates the MRC 8620 sputter system configuration. An extensive
amount of work, such as fixing the leak and power supply, was p t r f d to optimize the
performance of this system. Various factors, such as the sputtcring rate and refractive
index, were investigated for Si3N4 sputtering in order to optimize the quality of the
sputtered silicon nitride layer. More detailed discussion can be found in section 3.3. The
optimum parameter settings for MRC are given below.
v
-aule5
[41
Parameter
Load
8.25
Bias
6.95
Input
9.65
Forward power
200W
Reflected power
15W
Pressure during sputtcring 10 mT
Sputtering rate
45 A/mm.

3.2.5 Technics Plasma Etch System
Once the passivation layer is sputtered on the sample, openings must be made in order
to make the electrical contacts. In order to selectively etch the nitride, the nitride layer is
patterned with the photoresist and placed inside a Technics PE-11 Plasma etch system.
Various characterizing procedures were performed in order to obtain the necessary
information, such as the etch rate, power, and pressure. The optimum parameter settings
are given below.

Parameter

Parcunetervalue

Power
Pressure
Gas composition
Gas flow rate
~ t c rate
h

125 W
170 mT
CF4120 966 02
Adjust to achieve 170 mT
1000 A/min.

Figure 3 2 Varian E-beam evaporation system.
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Figurc 3.3 Airco E-beam evaporation system.
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Figure 3.4 NRC thermal evaporation system.

Figure 3.5 Special tungsun filament for A1 evaporation.

Figurt 3.6 A1 layer after thermally stressing at 400 'C for :lhour.

Figure 3.7 MRC 8620 sputtering system

3.3

Fabrication Technology
This section discusses in detail some of the critical pmessing techniques employed
in the fabrication of high temperature ohmic contacts. The discussion is divided into five
different fields of fabrication technology--lift-off, etch, evaporation, annealing, and
sputtering.

3.3.1 Lift-off
Photolithography is a technique in which a substrate can be selectively pattemed.
One of the important photolithographic techniques utilized to fabricate the high
temperature ohmic contact is called lift-off. Lift-off is a technique for forming patterns
on a wafer surface by an additive pmess, as opposed to the removal process utilized in
etching. The key to a successful lift-off process is to create a distinct break between the
material on top of the photoresist and that deposited on the exposed substrate. This
separation allows the photoresist dissolving solution to reach the photoresist, therefore
"lifting away" the material deposited on top of the photoresist, leaving behind the
material only deposited on the substrate.
The major component utilized to create such separation is chlorobenzene. During the
high temperature ohmic contact fabrication, the sample is soaked in chlorobenzene for 17
minutes immediately after the photoresist is exposed to the W light. Then, the sample is
thc)roughly dried using nitrogen gas, and the resist is developed in a conventional manner.
By soaking the photoresist in chlorobenzene, the modified layer of resist is obtained at
the: top surface of the photoresist. Therefore, the photoresist now consists of four
different areas--W exposed regions with chlorobenzene soaked top layer and u n d e d
photoresist underneath, and the regions that are not exposed to W with chlorobenzene
soaked area and unsoaked area underneath. The four areas will have different dissolution
rates in the developer due to the introduction of chlorobenzene. The rate is as follows
Dl>D2>>D3>D4
where Dl is the W exposed area without chlorobenzene, D2 is the W exposed area
with chlorobenzene, D3 is the unexposed area without chlorobenzene, and D4 is the
unexposed area with chlorobenzene. The W exposed chlmbenzene area is removed at
a slower rate than the W exposed area without chlorobenzene which crcates the desired
profile. The four different regions and the developed resist profile is shown in Figure 3.8.
Lift-off technique is advantageous over the etching technique in that a composite
layers of metals can be sequentially deposited and then patterned with a single lift-off, as
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Figure 3.8 (a) Four different anas with different dissolution rate. and
(b) photoresist profile after the &vcloprnent.

opposed to removal by multiple etch steps in an etching process. However, there is an
inherent problem involving lift-off process-once the metal is lifted off, it tends to leave
behind a fine "metal string" around the edges of the metal patterns. This can be
detrimental to device performance, where a metal string can short the device.

3.3.2 Etch
Etching is another important fabrication technique to pattern the substrate and isolate
the devices. In order to selectively etch the substrate, photolithographic technique is
again used extensively to mask the area where etching is prohibited. The slight
difference from the lift-off photolithography from the etch photolithography is that the
chlorobenzene soak is not utilized for etching since the sloped photoresist profile is not
necessary. But more importantly, after the resist is developed, it goes under the hard bake
prior to an etching step, usually at 120 'Cfor 15 minutes, in order to further cross-link the
patterned resist. By cross-linking the photoresist, the photoresist becomes more
resistance to the etching solution, thereby protecting the layer underneath the photoresist
h m the etching solution more effectively.
The etching step is pniParily utilized for the mesa isolations during the fabrication of
high temperature ohmic contacts. The etching solution consisting of HzOz: N W H :
Hz0 (3.5: 10:500) was used, and the approximate etch rate was calculated to be 2000
&minute. During the etching process, a magnetic stirrer at approximately 60 RPM was
utilized to achieve an uniform etch. To get an accurate depth of the mesa, the thickness
of the photoresist after the hard bake was measured using Tencor Alphastep prior to the
etching procedure. By measuring the mesa depth and subtracting the resist thickness
obtained previously, the accurate value of the mesa depth can be obtained
Prior to using H202: NH40H : HX) as an etch solution, an etch solution consisting of
aP04 : HzOz : Hz0 (3:1:50) was examined, and it was found that it had the etch rate of
ap~~roximately
1000 &minute. However, this etch solution produced a poor uniformity
even when the magnetic stirrer was utilized and also showed a severe undercutting. For
this reason, the etch solution consisting of HzOz : NH40H : H20 was utilized for all the
mesa etch procedure.

3.3.3 Metal Evaporation
One of the most important factors that leads to a low contact resistance value of the
ohmic contacts is the surface treatment before the metal evaporation. Because GaAs
tends to oxidize and form Ga oxide, this native oxide must be remc~vcdprior to the
eva~lorationin order to improve the adhesion of metal as well as to reduce the contact
resistance.
After the resist is patterned and developed for the metal lift-off process, a thin layer of
GaA.s exposed through the resist opening is etched using the etching solution. More
specifically, the sample is immersed in
: NH40H : HrO (1:3:1000) for 15 seconds.
After removing a thin layer of GaAs, the sample is immencd immediately into N W H :
H20 (1:s) solution for 30 seconds and dried using nitrogen gas without DI water rinse.
By minimizing the exposure of GaAs surface to water, the oxidation of GaAs can be
minimized,therefore improving the ohmic contact characteristic. Immediately after the
sample is dried, the sample is loaded into the evaporation chamber and the chamber is
pumped to the high vacuum.
Chce the sample is loaded into the evaporation chamber, not only the chamber should
achie:ve the lowest possible pressure but also should go to the high vacuum in a minimum
amount of time. The lower the chamber pressure before the evaporation, the lesser the
amount of contamination present in the chamber, and this leads to a mtm stable ohmic
conact. Also, by achieving the lowest possible pressure in a shortest p e d d of time, the
oxidrition of GaAs surface can be minimized, thus leading to the stablie ohmic contact
characteristics. For the Varian E-beam system, the base pressure before the evaporation
is arcmnd 5x10-7 Torr, and it takes about 4 hours to get to this vacuum level. For the
Aircc)E-beam system, the bax pressure before the evaporation is around 8 x 1 ~ Ton
7 in
abour 5 hours.
Another important point to keep in mind during the evaporation is the contamination
present on the evaporation sources themselves. The sources in the evaporation system
can be easily contaminated, for example, by the cross-contamination from other sources
present in the chamber, and this contamination must be eliminated before the source is
evapcmted onto the sample. This is usually accomplished by pre-evaporation, where the
source is evaporated for a short period of time with the shutter closed so that the
contamination present on the sample is evaporated onto the shutter. When the s h u m is
finally opened, the pure material is evaporated onto the sample.
Once the metal is evaporated, it is important to measme the dimensions of the metal
pattern on the sample. This is because even though the dimension is q m t i f i d on the

mask design, it is likely that the actual dimensions on the sample will be slightly different
from the mask dimensions. This is due to the chlorobenzene soak which tends to change
the dimension of the photoresist pattern as much as 1 pn.

Rapid Thermal Annealing
Once the ohmic metal stack is evaporated, the metal stack must be annealed in order
to produce the ohmic behavior. As discussed in section 2.2, the Au/Ge/Nirri contact as
shown in Figure 2.8 was annealed at 385 'C for 30 seconds using AG Associates
Minipulse RTA system. For the high temperature ohmic metal stack, it is found that the
minimum annealing temperature required to produce a linear current-voltage
characteristic is around 800 'C. An optimum annealing condition for the ohmic metal
stack shown in Figure 2.9 was determined to be 850 'C for 5 seconds. Again, AG
Associates Minipulse RTA system is utilized for the annealing process due to the
advantages described in section 2.2.
During the high temperature ohmic contact annealing process, an N+ GaAs wafex is
placed on top of the sample in order for it to act as a proximity cap. N i / m i o / G c / I n
contacts were fmt ramped to 350 'C for 30 seconds, and then ramped up to 850 'C for 5
seconds. After this rapid thermal annealing procedure, the metallization displayed
"islands" on the metal surface as shown in Figure 3.9. The Auger analysis is perfcmned
to determine the nature of these "islands" and the data is given below.
Metal without "bubbles"
Metal with "bubbles"
3.3.4

Element
Ni
In
Ge

9.5
4.8

4.4
3.1

6.1

5.7

Above data indicates that t h m is a significant amount of outdiffusion from GaAs through
the ohmic metal stack during the annealing procedure even with the proximity cap. The
Auger data seems to indicate that there is Ga and As present everywhere on the metal,
and a more effectivecapping layer, such as the sputtered nitride, must be u t i W . When

Figure 3.9 Ni/AUiio/GeAn high temperature ohmic contact after
850'C, 5 seconds RTA. (a) Nornarski photograph and
(b) SEM picture of 95 by 50 micron metal pads.

the "islands" are examined, the above data indicates that these "islands" arc As deficient
areas. Apparently, these "islands" seem to be the location where Asl is outdiffused from
CiaAs through the metal. The actual Auger analysis plots are shown in Figure 3.10.
The Auger analysis certainly seems to indicate that some capping layer better than the
proximity cap must be utilized in order to prevent the outdiffusion from GaAs. The
sputtered Si3Ns was utilized as a capping layer during the RTA, and the result was
unsuccessful. During the annealing p e d u r e , the nitride layer was cracking and peeling
off from the sample, apparently due to the high annealing ternpenme of 850 'C. A mare
detailed discussion is given in the next section.

3.3.5 Sputtered Silicon Nitride Characterization
The purpose of the silicon nitride layer is to passivate the GaAs surface in order to
prevent the Ga and As from outdiffusing at an elevated temperature. The reason for
pursuing the sputtered nitride instead of nitride fanned by some other technique, such as
Plasma Enhanced Chemical Vapor Deposition (PECVD), is that the sputtering seems to
produce the nitride layer of higher density which is mart effective at passivating the
surface of GaAs. Also, it is known that nitride is a nther tensile material,and it is easily
cracked under the thermal stress. Because the annealing temperature for the high
temperature contact is in excess of 850 'C, a nitride layer with "stress-frte" characteristics
must be utilized in order to properly passivate the surface without any deterioration. It is
believed that the sputtered nitride produces less amount of film stress, therefore is more
effective at withstanding the thermal stress.
The surface passivation with sputtered nitride for the thexmal stress from 300 'C to
500 'C for an extended period of time has been successfully implemented. It is
experimentally verified that high purity nitrogen gas in the sputtering atmosphert is an
important factor in producing a good quality sputtered nitride. Originally, only argon gas
was utilized during the nitride sputtering, and ;hc quality of the nitride layer was nther
poor, producing "bubbles" throughout the sample. This is s h a m in Figure 3.11.
However, when the high purity nitrogen gas was mixed with argon gas in 1:l ratio, a
dramatic improvement in the nitride layer was observed. Different ratio of nitrogen to
argon gas was also performed to examine the effect, and it was detcxmined that 1:l ratio
was the optimum condition for the defect-free silicon nitride sputkrhg.
It is also important that the prc-sputtering must be perfarmed prior to the actual
deposition of nitride onto the sample. Because the nitride target is kquently expostd to

F i p 3.10 Auger plot of Ni/AVT'io/Ge/In contact after RTA.

Figure 3.11 Spunend silicon nitride layer (a) with argon gas only, and
(b) with 1: 1 argon:nitrogen gas mixnut.

the atmosphere during the loading and unloading of the samples, it is most likely that the
surface of the nitride target is contaminated Therefore, it is important to eliminate this
c o n w t i o n before actual sputtering is pufomd on the sample. Usually, the shutter is
placed over the sample and the nitride target is sputtered for approximately 30 minutes
befm opening the shutter and allowing the deposition on the sample.
During the nitride characterization pmcedun, an ellipsometer was extensively utilized
to determine the index of refraction, as well as the thickness of the nitride layer. A
Tencor Alphastep profdometer was systematically utilized to verify the thickness
ized in
measured by the ellipsometer. The results of nitride characterization are s
Figux~3.12.[54] These figures summarize the dependence of the sputter deposition rate
and the index of refraction on power, pressure, and nitrogen gas composition. A silicon
nitride layer with refractive index of 2.2 was chosen as the target condition due to its
stability at high temperatures compared to nitride layers with other refractive index
values. The deposition rate of 45 &Inin. was determined to meet the requirement of
refractive index of 2.2 at 1:1 nitrogen to argon ratio.
Although the sputtered nitride was successfully characterized to withstand the long
term thermal stress at temperatures ranging from 300'C to 500'C, the same nitride was
unsucxxssful at passivating the surface during the RTA at 850'C. Upon RTA, the nitride
layer displayed severe degradation, where most of the nitride layer was simply blown off
from the surface under the thermal stress. The SEM pictures of nitride layer before and
after RTA are shown in Figure 3.13. It was also found that the severity of nitride
degradation upon RTA depended on where the sample was located on the sputtering
platfcmn during the sputtering. In order to investigate this phenomena, multiple numbers
of sunples were strategically located throughout the sputtering platform in order to map
the lccations as a function of nitride quality after the RTA. The results are shown in
F i p e 3.14, and it seems as though the sample located in the middle of platform showed
the worst nitride condition after annealing at 850 'C for 5 seconds. This finding is
interesting in that a similar effect can be observed for other sputtering systtms at Purdue
Univtmity. For instance, the similar "sample placement" effect was also observed for
Varian A1 sputtering system.
In many of the published literature on nitride sputtaing,[46, 47, s19 s2]one of the
most frequently mentioned factors that affects the quality of sputtered nitride is the
surface treatment before the nitride sputtering. The standard samples previously
sputtered with silicon nitride did not have any surface treatment. Howevm, in ordm to
investigate if the surface treatment has any impact on the degradation of the nitride layer

upon RTA, the sample was treated in NHsOH:W2:DI water (1:2:300) for 30 stconds
and dried completely with nitrogen gas prior to the sputtering. When this sample is
sputtered with silicon nitride at a defect free location in the sputtering chamber.and
annealed at 850 'C for 5 seconds, the silicon nitride layer showed negligible dqpdation,
as shown in Figure 3.15. Unfortunately, the surface treatment did not show any
improvement on the silicon nitride quality after the RTA when the samples were located
at high stress locations during the sputtering.
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Figure 3.12 Characterization of silicon nitride sputtering process.
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Figure 3.15 Sputtered silicon nitide lifter WTA with surface treatment.

MEASUREMENT TECHNIQUES

This chapter is devoted to the measurement techniques utilized during the
chamctuization of the high temperature ohmic contacts. Section 4.1 discusses the Transfer
Length Model technique which was used to extract the specific contact resistance of the
ohmic contacts. Section 4.2 provides the cross-section of the MBE grown films used to
inve:;tigate the different types of ohmic contacts and discusses the technique used to
examine the spiking effect. Finally, the mask design information is provided in section 4.3

4.1

Transfer Length Model
The measurement technique used to obtain the specific contact resistance of an ohmic
contact was based on the concept called Transfa Length Model (TLM) firher advanced by
~ c r g c r p ]and independently by Murrmann and ~idrnann.[481 'Ihe Transfer Length
Model, originally developed by Shockley, is slightly different from the Transmission Line
~ode11[49]in that the Transfer Length Model uses a variable spacing between the metal
pads on the test structure, whereas the Transmission Line Model uses a k c d spacing
betwc:tn the metal pads. Unfortunately, both techniques are abbreviated as TLM, but
throughout this thesis TLM will be used to refer to Transfer b g t h Model.
Fi.guc 4.1 illustrates the ohmic contact and its transmission line equivalent circuit In
TLM,,the metal is considered to be displaced from the Semiconductor by a thin interfacial
layer that, coupled with a thin alloyed section of semiconductor, constitutes the basic
contact resistance. Notice that the cumnt flow is assumed to be onedimensional, and the
semic~onductoris assumed to be infinitely thin in order to satisfy the 1-D currtnt flow.
Fcn the semiconductor outside the contact area, one can come up with the relationship
between the voltage V and the resistance R as dV = -I dR where dR = Rh(dx/W). In other
worcis
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Figme 4.1 (a) Ohmic contact model, and (b) pansmission iinc equivalent circuit.

dV/& 0 -I
(4.1)
with Ra being the sheet resistance of semiconductor o u t . the metal contact arca and W
being the width of the contact However, for the semiconductor immrAintr_ly unda the
contact, the curnnt flows from the alloyed region into the contact, as weU as parallel to the
metallization. Therefore, one can again express a similar relationshipfor the area m& the
contact as
dV(x) = -I (dR)
whm:
dR = Ra(dx/W)
(4.2)
SO

dV(x)/& = -I
(4.3)
where h is the sheet resistance of the scIlliconductorunder the contact.
Now, for the current flowing from semiconductor to metal, or visa versa, there is a
certain amount of c m n t loss due to C and G as shown in Figwe 4.1.
dI(x) = -V(x) dG
what
dG = W(l/P, + joC) &
(4.4)
SO

dI(x)/& = -W(l/Pc+jW) V(x)
with a) being the angular frtquency and PCbeing the specific contact resistance.
Equation (4.3) and (4.5) have solutions in the farm of
V(x) = Aexp(-v)+ Bexp(v)
From equation (4.3). I = -(W/Rt)(dV(x)/&)and using equation (4.6)
I(x) = (Wyfi)(A exp(-v) B exp(v))
y is the propagation constant of a transmission line, and can be expressed as
y = Sw(RG)
Since the expression of R and G are given in equation (4.2) and (4.4).
7 = sqrt l&(l/Pc+joC)l
= Sqrt [ ( W P c ) ( l + j ~ c ) l
SimiMy, Z is the characteristic impdance of a transmission line and can be
z = sqrt (WG)
= l/W [Sqrt(RaPd(l+joCPc))I
Now, quation (4.7) can be e m s s e d as
1(XI= W[Sqrt((l+jOCP&PJI(A exp(-rx) B exp(yx))
I
112 [A e x p ( - ~ )B exp(yx)l

-

-

(4.5)

(4.6)
(4.7)

(4.8)
as

(4.9)

-

(4.10)

Equation (4.6) and (4.10) are the fundamental equations for TLM analysis. In
Shqckley's original n M ,he made three assumptions in order to come up with three
~~I#M%IIY
conditions for equation (4.6) and (4.10):
1. Since measurements are done in D.C.,a,is set to zero.
2.

R'b=R.k.

3. The length of contact d is inkite.
Thek three assumptions produced the boundary conditions of
I(0) = I
V(-) = 0
By applying these boundary conditions to equations (4.6) and (4.10).
V(-) = 0 = Bexp(yx)
B=O
I(0) = I = ( I n ) (A B)
I=A/Z
A=lz
No+, equation (4.6) and (4.10) become
V(x) = IZCXp(-yc) = Voexp(-yx)
I(x) = I exp(-yx)
wh* V(0) = JZ = VOand using equation (4.9) with o = 0 results in
I

-

(4.13)
Z= V d = l/WISq~t(Ra931
Similarly, the transfer length L = l/r, and using e q d o n (4.8) with oeO and EL=&
(4.14)
L = l&=Sgrt (P&)

The transfer length can be thought of as the length where the voltage due to the m n t
transtfaing from the semiconductor to the metal or from the metal to the sa&cdmm has
dropped to lle of its maximum value. This parameter is important because when the
transifer length is ignored, the actual contact arca is simply the length of the contact times
the Mdth of the contact However, when the transfer length is considered, the effective
arca is defined as the transfer length times the width of the contact. In other words, the
effecitive contact arca can be much smaller than the actual contact arta This is a critical
issue since the reduced effective arca represents a higher current density which can cause
reliability problems by degrading the contan The reduced contact area can burn out in
extrdme case, shifting the dfective area along the contact until the entire contact is
d e s ~ ~ ~[91
~cd.

An improvement can be made from the original Shockley model by letting the contact
length be finite. Still assuming b R t and D. C. m c a s ~ t sthe
, contact resistance k
for contact length d can be defined as
R = V(O)/I(O) with I(d) = 0
Going back to equation (4.6) and (4. lo),
V(0) = A + B
I(0) = 11'(A B)
I(d) = 0 = 1/Z[A exp(-*I - B exp(*)l
A = B exp(23d)

-

-

Rc = [B exp(W) + Bl / [(l/Z)(B q ( 2 * ) B)1
= 2 ([exp(2ld)+lI/ [exp(2*) - 111
= Z Coth (Id)
(4.15)
If we define an "electrically long" contact as yd>2 or d>2Lc, equation (4.15) can be
simplified to
RE = z = 1/W [Sq~tOZhPc)l
SO

PCI= @)w~/R~

(4.16)
Now from equation (4.16), one can find the specific contact resistance of a contact if the
conurct resistance RCand the semiconductor sheet resistance Ra arc known. These two
parameters can be easily extracted by meamring the TLM test structuns as shown in F i p
4.2. The TLM struchnrts consist of planar contacts of the same size separated by a variable
spacing. Four tungsten probes are used in conjunction with an HP 4145B Semiconductor
h n e t e r Analyzer. Mort specifically, two tungsten probes arc used to force the currtnt
between the two pads, and two other probes arc used to measure the voltage drop across
those:same metal pads. By using four probes instead of two, one can eliminate the inahsic
contact resistance produced from the tungsten probes.
When the TLM test structures are measured as described above for diffcrcnt metal pad
spacing, one can derive a relationship as given below.
Rr=ILh(UW)+2&
(4.17)
where RT is the total resistance between the two pads, and L is the spacing between the two
pads. When equation (4.17) is plotted in RT versus L form, a plot similar to Figure 4.3 can
be obtained. From such plot, various parameters, including the parameters necessary to
solve: equation (4.16). can be easily extracted. When Figure 4.3 is exlvmincd, the sheet
resistance of the semiconductor is obtained from the slope, and the contact resistance is

ob*ed
h m the y-intercept according to equation (4.17). The transfer length is obtained
fko+ the x-intercept, and this can be verified by letting Rr in cquadon (4.17) to go to zero.
~ h + .the magnitude of x-imempt can k expressed as 2 R a W h From equalion (4.14).
the ~dnsferlength is Sqrt(P&) and by substituting quation (4.16) into (4.14). the
9 f c r length can k expressed as R o W k Th~cfcne.the magnitude of x-inmccpt h m
tion (4.17) when RT= 0 can be expressed as ~ L L
though the technique described above is extremely useful, the specific contact
rcsiytance obtained by such procedure is not accurate due to one of the assumptions that
had made in order to come up with the boundary conditions for the transmission
That is, he assumed that the bulk stmiconductor sheet resistance Ra is the
as the shect resistance of the semiconductor underneath the contact Ra. Although this
the non-alloying type contacts, this certainly is not the case for the
high temperature contact which was heavily alloyed in arda to obtain
Therefore, equation (4.16) dots not produce an acmatc value for

9

t"

e previous assumption can be eliminated, thereby producing more acc\aa;te specific
an additional m e a s w e n t called End Resistance FL
m e a s d By definition, R is the voltage at the
end bf the conract (x=d) divided by the incoming currnt at the h n t of the amtaut (xd).
(4.1 8)
R = V(d)/I(O) with I(d) = 0
A ~ + . using equation (4.6) and (4.10) with A = Bexp(2N) as before,

~

R = 2Z~xp(N)/[~xp(W)
- 11
= Z/Sinh(yl)
(4.19)
in order to account for the change in sheet resistance under the contact, b jlll the
ssion for y and Z is replaced with Ra.

Y = SqrtWpc)
(4.20)
(4.21)
2 = l/w [sqr@&d]
using equation (4.15) and (4.19),
(4.22)
RdRe = Cosh(w) = Cosh (d(Lt)
suggests that R appmaches zero as the contact length d gets several times
transfer length. Hence, Re is a measure of ability of contact t~ carry the
"cwrent crowding" effect, which depends an the length of the contan
resistance is useful if d is not greatly kger than thc W e r Iagth.
(4.22), with Rc extracted h m the plot and ROmeasured from the
s, the actual msfa length can be calcula~cdwithout mnting the ass~mptio~l

Figure 4.2 TLM test smcture.
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that Ra = h.Also, when the expression for 2, y, and Lt is substituted into equation
(4. :19), the end resistance can be expressed as
= (Pc/LtW) (l/sinh(a))
(4.23)
With the mnsfer length found h m equation (4.22), the accurate sptclfic contact resistance
can now be calculated using equation (423).
It is experimentally verified that the specific contact resistance calculated under the
ass~umptionof Ra = Ra produces a value approximately an order of magnitude lower than
the actual specific contact resistance calculated using FL.[SO] Tbacfore, whenever a
specilic contact resistance value is quoted from a certain so-,
it is impatant to ramwhin method and what assumptions have been used to obtain that particular specific contact
resistance value.

N-i-P-i-N Storage Capacitor
In order to investigate the possible spiking effect of the ohmic contacts upon thennal
stress, the contact metals must be evaporated onto a GaAs structure that is capable of
dctccting the spiking effect, as well as providing the specific contact resistance of the
contact. In order to detect the spiking phenomena, it was determined that the storage time
measurement of an N-P-N structure would be most convenient. By examining the storage
t k : of the N-P-N capacitor as a function of thermal stress, one can detect the presence of
spiking which is generally illustrated by a decrease in the storage time.
The N-P-N structurts are fabricated by growing each layer of films by MBE. Figure
4.5 and 4.6 illustrate the crossection of two different N-P-N structures fabricated by a
MoJular Vsvian GEN I1 MBE system. The structure shown in Figure 4.5 has InAs as the
top layer, and this structure is used to examine the non-alloying ohmic contacts briefly
discussed in section 2.1.3. The structure shown in Figure 4.6 is used to investigate the
high temperature ohmic contacts based on NiJ~VMo/Ge/In. For both structures, the
doping level and the thickness of each layer are engineered so as to prevent the depletion
region at each junction from touching one another. The intrinsic layers are incoPporated at
each P-N junction as a precautionary step in order to reduce the electric field within the
struc-,
thereby reducing the width of the depletion region.
I[n order to write or erase the storage capacitor, one must apply a proper bias to baul the
band structure in order to empty or fill the potential well created by N-P-N structure.
Figure 4.7 illustrates the N-P-N capacitor and charge storage band diagrams. When the
capacitor is not charged, the P region is at ground and junction 1 and junction 2 art at their
4.2
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-bias
equilibrium. When the negative bias is applied to the N region on the right side,
this particular bias polarity will forward bias Junction 2 and xevtrse bias Junction 1.
Forward biasing Junction 2 will decrease the height of the potential barrier that the holes
encounter in the P region, therefore holes will flow out through Junction 2. This will
decrease the number of holes present in the P region, pulling the P region toward the
negative potential. The holes in the P region cannot be replenished since Junction 1 is
reversed biased When the bias is remwed, the negative potential in the P region will
reverse bias both Junction 1 aud 2,and the P region will remain at a negative potential.
When the storage capacitor is charged, the capacitance across the N-P-N structure is at
its minimum because the depletion width for junction 1 and junction 2 arc at their
ma,Uimum. Ideally, because there are no sources of carriers to replenish the lost holes, the
capacitance should remain at its minimum level. However, in actuality, t h m will be
thamal generations of carriers at P-N junctions which will replenish the holes and will
i n a w e the capacitance. Thenfon, the storage time of the capacitor is measwed by
observing the initial capacitance and measuring the time for the capacitance to recover
approximately 63 96 of the AC caused by the pulse.
If then is a significant amount of spiking, this will obviously decrease the storage time
of tlhe capacitor by providing the excess canicrs to the N-P-N storage well. Therefore, if
one observes a sharp dccrtase in the storage timc after the thennal stress, one can conclude
that a significant amount of spiking is produced within the contact structure due to the
thermal stess.

MaskDesign
Figure 4.8 illustrates the layout of the masks utilized in order to charactcrizt the high
temperature ohmic contacts. The overall die size is 2400 gm by 2400 pm. The mask
design consists of three levels: ohmic metal stack level, mesa level, and werlayer metal
staclk level. AU three levels of the mask design arc used to fabricate multiple numbers of
TLM test structures, storage capacitors, and Kelvin resistors. TLM structures arc used to
obtain the parameters necessary to calculate the specific contact resistance of the contact,
capadtors are used to measure the storage timc of the N-i-P-i-N structures to examine the
spikiig effect, and Kelvin rtsistm are used to extract the end resistance.
1:iglac 4.9 describes the TLM test structure in more detail. The TLM test structure
consists of 96 pm by 50 pmetal pads that an separated by 5, 15, 25, 35, and 45 gm
spacing. Each TLM structure is isolated from other &vices by the mesa isolaticm. The
4.3

&sign rule of 2 pm is utilized in order to account for any error i~~aoduced
during the
ali gnmtnt procedure.

Figun 4.8 High temperature ohmic contact test mask&sign.
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Figure 4.9 TLM configuration.

'I'his chapter presents the analysis on the thermal stability of different ohmic contacts
investigated in this thesis. Section 5.1 provides the discussion on the stability of the high
temperature ohmic contacts based on Ni/AIlTi.io/Ge/Xn. For the comparison purpose,
the stability of non-high temperature ohmic contacts based on Au/Ge/Ni/Ti is also
examined at elevated temperatures, and the results are presented in section 5.2. Finally, a
brief summary of an investigation on non-alloying ohmic contacts based on Mo/InAs is
prmided in section 5.3

5.1

Ni/AL(ri/Mo/Ge/In High TemperatureOhmic Contact
1.n this section, the effect of RTA, the spiking effect, and the stability of
Ni/Al/TiiolGe/In contacts at high temperatures are presented. The effect of modifying
the contact structures is also investigated by observing the electrical characteristics at an
elevated temperature.

5.1.1 Effect of RTA on I-V Characteristics
As discussed in section 2.2 and 3.3.4, the RTA is a preferred way of producing
ohmic behavior from otherwise non-ohmic contacts. In order to verify this, the TLM
structure is measured before and after the annealing procedure once the ohmic metal
stack:is evaporated.
Figure 5.1 shows the I-V characteristic of Ni/AI/ri/Mo/Ge/Incontacts measured for
different metal spacing on the TLM test structures. The I-V characteristic clearly
indicates a rectifying behavior, and demonstrates that the contact will not perform as an
ohmic contact. However, upon alloying the ohmic metal stack at 850 'C for 5 scconds, a
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Figure 5.1 I-V curves for Ni/Al/ri/Mo/G&
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lineiu I-V characteristic is obtained. This clearly indicates that by annealing the contact,
the ])ortion of semiconductor under the contact becomes heavily doped, thereby reducing
the Jepletion width and promoting the tunneling conduction mechanism. he ref arc,' this
dem~onstratesthat by annealing the ohmic metal stack of the high temperature ohmic
contact structure shown in Figure 2.9, an ohmic behavior can be easily obtained.

5.1 .:2 Thermal Stability of High Temperature Ohmic Contacts
,As discussed in section 3.1, two runs, one with the surface passivation and the other
without the surface passivation, are performed in order to study the different failure
mechanisms. Figure 5.2 illustrates the change in the specific contact resistance of the
high temperature ohmic contacts without S i a 4surface passivation at 300 'C, 400'C, and
500 'C. At 300 'C, the specific contact resistance shows a negligible change for over 100
hours even without any surface capping layer. However, at 400 'C and 500 'C, the
specific contact resistance shows a sharp increase, and this can be contributed to the
degradation of the GaAs surface, degradation of the contact metals, or the combination of
both.
One can eliminate one of the possible causes that increased the specific contact
resistance at an elevated temperature by examining the contacts with the proper surface
passiivation. Figure 5.3 shows the change in the specific contact resistance at 400'C, 425
'C, 4450'C, and 500 'C for the high temperature contact with the SiJU4passivation layer.
Again, there is an increase in the specific contact resistance as the thenmal stress time is
increased. However, by assuming that the silicon nitride layer is properly acting a
passivation layer, one can speculate that the failure mechanism in Figure 5.3 is due to the
degradation of the contact metals alone. Then, it can be safely assumed that by
elkhating one of the degradation mechanisms, the lifetime of the contact is expected to
be improved. The improvement of the contact lifetime is indeed observed when Figures
5.2 and 5.3 are compared. For instance, at 400 'C, the time for the specific contact
resi:stance to increase to twice its initial value is approximately 60 hours without the
surface passivation, whereas it is around 250 hours with the surface passivation.
IBy comparing the results from the sample with and without the surface passivation,
one can clearly conclude that the proper surface passivation increases the lifetime of the
contacts, thereby increasing the stability of the ohmic contacts at an elevated ternperm.
Also, one can speculate that once the surface of the sample is passivated with the silicon
nitride layer, the rise in specific contact resistance is due to the degradatwon of the metal
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stack alone, assuming that the silicon nitride layer is properly acting as a passivation
layer. Now, assuming that the failure mechanism is thermally activated and follows the
Arrhenius behavior as discussed in section 2.4, one can use the data obtained at elevated
temperatures to extrapolate the MTBF to the target operation temperam of 288 'C.
Figure 5.4 shows the In(MTBF) versus lltemperaturefor the N i / N i d G J I n high
t a q m t u r e ohmic contact with the surface passivation. By taking the failure point as the
time for the specific contact resistance to increase to twice its inital value, the MTBF at
288 'C is extrapolated to be approximately 28,000 hours. A similar analysis has been
perf(nmed for the high temperature contact without the surface passivation layer, and the
MTI3F at 288 'C is extrapolated to be around 15,000 hours. When Figure 5.4 is
examined, one can see that all three data points lie on a straight line, and this seems to
indicate that there is a single, thermally activated failure mechanism in the
Ni/Mi/Mo/GJIn contact system. However, in order to increase the confidence level,
mom: data points should be obtained at different temperatures, and verify that all data
points lie on the straight line.
As discussed in section 2.4, it should be mentioned he= that the whole concept based
on the extrapolation method is rather sensitive to errors and can result in a value that is
significantly different due to the possibility of a failure mechanism with a lower
activation energy present at lower temperatures. However, by recognizing that the value
obtained by this extrapolation method represents the upper limit, one can safely predict
that the MTBF cannot get any better than the extrapolated value. Therefore, the
extrapolation method provides a good reference point for an upper limit on the contact
lifetime.
The extracted data clearly indicates that by having the surface passivation layer, the
MTI3F is approximately doubled. This demonstrates that the surface passivation layer is
one of the critical requirements in order to achieve a stable high temperature ohmic
contact, as discussed in Chapter 2. Also, the stability is significantly improved by
utilizing a refractory Mo as a diffusion barrier and non-Au metallization, and this
becclmes obvious when the thermal stress results on Au/Ge/Ni/ri contacts are examined
in section 5.2.
Figure 5.5 provides the SEM pictures of the high temperature ohmic contacts
thcnnally stressed for an extended period of time. As one can easily see, the sample with
the !Zia, surface passivation layer shows no surface degradation, whereas a significant
amount of surface degradation is visible on the GaAs surface when the passivation layer

Figure 5.4 MTBF vs l/r for high temperature ohmic contacts.

no passivation layer,

with passivation layer

Figure 5.5 High temperam contacts after rherrnal snress.

NiiAVIiI/Mo/Ge/ln contact degradation
after 353 hours at 400 'C.

!

Figure 5.5 (continued).

is not used. It is also intmsting to notice from Figure 5.5 that one can visually detect the
depadation of the metal, where "islands" starts to form on the metallization, when
stressed for an extended period of time. It is speculated that these "islands" are the main
constituent for the increase in the ccontact resistance.

Spiking Effect
In order to examine to see if the high temperature contacts display any spiking effect
uporb alloying, the storage time is measured for N-i-P-i-N capacitor as discussed in
section 4.2. Figure 5.6 illustrates the capacitance versus the time plot before the RTA,
and rfis plot indicates the storage time of approximately 10 seconds. However, when the
storaige time is measured after the RTA of 850 'C for 5 seconds, the capacitance versus
the time plot indicated the storage time of zero as shown in Figure 5.7. This indicates
that upon alloying, the high temperature ohmic contact based on NiJAmi/Mo/Ge/In
produces a significant amount of spiking through 3000 A of top N layer shown in Figure
5.1.3

4.6.

5.1.41 Modification

of Contact Structure
The optimum high temperature ohmic contact results reported so far had the cross
section structure as shown in Figure 2.9. Before this structure was developed, a contact
structure, as shown in Figure 5.8, was initially used to test the stability of the contact at
an elevated temperature. The main difference from the optimum contact structure of
Figure 2.9 is that the order of Ge and In evaporation is reversed. Other minor differences
are that the Ni layer, which tends to protect Mo from oxidizing, is absent between Mo
and 'Ti, and also there is no Ni layer on top of Al to p v e n t the Al from oxidizing.
When the contact structure as shown in Figure 5.8 was tested under the thermal stress
and compared to the results obtained from the optimum structure of Figure 2.9, a
significant difference was observed. This is summarized in Figure 5.9. The most
significant difference between the structure of Figure 5.8 and Figure 2.9 at an elevated
temperature is that the structure of Figure 5.8 displayed an inferior stability. Figure 5.9
indicates a rapid rise in the specific contact resistance after 1 hours at 300 'C for the
structure shown in Figure 5.8. The decrease in stability at elevated temperatures is
believed to be related to the location of Ge and In layer within the contact structure, and
this must be further investigated.

Figure 5.6 Capacitance vs time for high temperature contacts before RTA.

Figure 5.7 Capacitance vs time for high urnperam contacts after RTA.
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Fig= 5.8 High temperature ohmic contact srmctun with low thermal stability.
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Another difference observed was that the initial specific contact resistance of the
struc1:ure shown in Figure 5.8 is higher than that of the structure shown in Figure 2.9.
The higher specific contact resistance is probably due to the lack of the Ni layer between
Mo and Ti and also on top of Al. Because the Ni layers at these locations mhhize any
oxida~tionand process induced damages present within the metal structure, eliminating
this Ni layer results in a higher specific contact resistance.

5.2

Au/Ge/Ni/Ti Non-High Temperature Ohmic Contact
The non-high temperature ohmic contact as shown in Figure 2.8 was also thermally
stressed in order to compare the results to the high temperam ohmic contacts discussed
in section 5.1. Before the long-tern thermal stress test was performed, the TLM
structures are measure before and after the RTA in order to investigate the effect of the
annealing on the contact behavior. Figure 5.10 illustrates the I-V characteristics of
Au/C;elNi/TiTLM structures before and after the RTA. The I-V characteristics show that
the contact is rectifying before the RTA and cannot be used as the ohmic contact.
However, by annealing at 385 'C for 30 seconds, an ohmic behavior is obtained
The results on the thermal stress investigation without silicon nitride are summarized
in Figure 5.11, and this plot indicates an immediate increase in the specific contact
resistance at all three temperatures. When the failure point was arbitrarily chosen as
6x10-4 R-cm*, the MTBF were 70,40, and 4 hours for temperatures of 300'C, 400 T,
and i500 'C respectively. When these values are used to extract the MTBF at the target
temperature of 288 'C, the MTBF turned out to be only about 75 hours. This clearly
indicates that the Au/Ge/Ni/Ti contact is not suitable for the high temperature
enhmment. The spiking effect is also investigated by measuring the storage time of the
capalcitor, and the results indicated that there is a significant amount of spiking after the
annealing procedure.
'I'he rapid rise in the specific contact resistance of Au/GelNi/Ti contacts was predicted
even before the TLM measurements were taken baause the metallization was visibly
detcliorated after a short period of time under the t h d stress. Figure 5.12 shows the
SEN[ pictures of the Au/Ge/Ni/Ti m e ~ z a t i o nwithout silicon nitride after the thennal
stress, and they clearly indicate the degradation of the metal layer. The Auger analysis is
performed on the thermally stressed sample, and the results indicated that there is a
significant amount of Ti present on top of the Au layer. The actual Auger plot is shown
in Figure 5.13. The Auger analysis indicated that although Ti is used to enhance the

diffusion barrier characteristic, Ti could not survive the thermal stress test during which
Ti diffused through the metal layers. Therefare;, by replacing the Ti laya with a moxe
diffusion resistant refractory meml, the stability is expecttd to be improved, and this is
demofor the high temperature contact with Mo dieCusion barrier discussed in the
previous section. The Auger analysis also indicated that a significant amount of An is
depleted fiorn the metal stack, and this illustrates that an excess amount of Au is probably
diffused into GaAs. The excessive Au diffusion is deaimental to the contact
charactexistic as discussed in section 23, and the stability can be improved siPnifirantly
by eliminating the Au layer entirely, as &monstmtcd by rhe high temperature ohmic
contacts with Al.

Befort RTA
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Figure 5.12 Au/Gt/Ni/Ti contact de;r~da:ion after (a) 91 hours m 3100 'C and
(b) 0.5 hours at 500 'C.

Figun 5.13 Auger plot of Au/Ge/Ni,Ti contact after thermal stress.

5.3

Mo/InAs Non-Alloying Ohmic Contact
A. non-alloying ohmic contact is briefly investigated by evaporating Mo on the film
struclm shown in Figure 4.5. As discussed in section 2.1.3, the high doping level in the
InAs layer causes Fermi level pinning in the conduction band, thus provides a low
resistance path for electrons regardless of the metallization. Mo is used for the
metallization because of its diffusion barrier characteristic in a high temperature
environment.
Figure 5.14 indicates the TLM measurements for various metal pad spacings without
the annealing procedure. Although the I-V cwves are not perftctly linear, the I-V
chamctaistic certainly demonstrates that the Mo/InAs structure can be adequately used as
an ohmic contact without annealing. The specific contact resistance of this ohmic contact
is calculated to be 56x10-4 Cl-cm2. The spiking effect is also examined by measuring
the storage time of the capacitor, and the storage time turned about to be approximately
35 seconds. The capacitance versus the time plot for Mo/InAs is shown in Figure 5.15.
The reason for a longer storage time for MofInAs structure compared to those of
Ni/Al/ri/Mo/Ge/In structure is because the Mo/InAs structure was not annealed,
therefore no spiking effect is present in the Mo/InAs contact structure.
The thermal stress test for this contact system was not performed because it is known
that the InAs layer will heavily outdiffuse at an elevated tempcram. One can sputter the
silicon nitride layer to passivate the InAs layer, but unfortunately the silicon nitride
sputtering technique was not available at the time. The high temperature characteristics
of MdInAs should be M e r investigated with the proper surface passivation.

Figure 5.14 I-V curves for MoAnAs contact without RTA for (a) 5 pm, (b) 15 pm,
(c) 25 pm,(d) 35 pm metal pad spacings.

5.15 Capacitance vs time for Mo/InAs contacts.

CHAPTER 6

SUMMARY
AND
RECOMMENDATION FOR FUTURE WORK

The table below summarizes the electrical results obtained for h e types of ohmic
contacts investigated in this thesis. Chapter 3 provides the optimum process conditions
utilized during the fabrication.

Lcnntan
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MTBF @ 288 'C
MTBF @ 288 'C
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75 hours
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The above data clearly indicates the greater stability of Ni/Al/ri/MoE& contacts at an
elev'ated temperature compared to Au/Ge/Ni/ri contacts. MTBF of 28,000 hours for
Ni/AI/r'i/MolGelIn definitely demonstrates its ability to withstand the high temperature
environment. However, it should be mentioned hen that more data points should be
obtained at different temperatures in order to increase the confidence level of the
obtained MTBF value. Although Au/Ge/Nim contacts were not tested with the surface
passivation, one can reasonably speculate that even with the proper surface passivation,
the MTBF will not be high enough for Au/Ge/Ni/ri contacts to be useful in high
temperature electronics applications. For the non-alloying contact based on M O M S ,
the initial investigation successfully demonstrated an ohmic behavior without the RTA.
Then arc four primary recommendations to further investigate and optimize the high
temperature ohmic contacts. First, it was stated earlier that because the RTA

temperature for the high temperature ohmic contacts is in excess of 850 'C, there is a
significant amount of As outdiffusion during thi annealing pmcedure. This is c o d i m d
by the Auger analysis, and it is believed that this is the reason why the initial specific
contact resistance of Ni/AVWMo/Ge/In contacts is higher than that of Au/Ge/Ni/ri
contacts. Therefore, the surface must be properly passivated during the RTA in ardtr to
minimize the As outdiffusion and to obtain the lowest specific contact resistance
possible. Although several attempts had been made to passivate the contact structure
with sputtered silicon nitride during the RTA, the silicon nitride layer rlid not survive the
thermal stress of the RTA. Moreover, it was found out that the degree of the nitride
layer degradation due to the RTA depends on where the sample was located within the
sputtering chamber during the sputtering sequence. Therefore, one of the
recommendations is to characterize the silicon nitride sputtering process in order to
produce a passivating layer that can withstand the tempcranne in excess of 850 'C. By
doing so, it is also recommended to investigate the "placement" effect that was observed
within the sputtering system.
Second, it was demonstrated that the stability and the specific contact resistance of
the high temperature ohmic contacts can be drastically improved by evaporating the In
layer closer to the GaAs and Ge farther away from the GaAs surface. It was
demonstrated that when the contact structures of Figure 2.9 and Figure 5.8 were
compared, the structure of Figure 2.9 showed a superior stability, as well as lower
specific contact resistance, at an elevated temperature. In arder to fully understand the
effect of modifying each metal layer within the contact structure, one must further
investigate the relationship between the contact characteristics and the thickness, as well
as the evaporation order, of each metal layer.
Third, because the RTA temperature was rather high for the high temperature ohmic
contacts, it was observed via storage time measurements that there is a significant
amount of spiking within Ni/Al/ri/Mo/Ge/Incontacts. To minimize the spiking effect,
the RTA conditions should be further examined in order to develop an optimum RTA
recipe that can produce an ohmic behavior with the minimum amount of spiking.
Lastly, a brief investigation on non-alloying Mo/InAs contacts showed a promising
result in that the annealing procedure was not necessary in order to produce ohmic
behavior. The elimination of the annealing procedure also produced a longer storage
time which indicates that there is a negligible amount of spiking within the contact
structure. Nevertheless, the characteristics of Mo/InAs contacts in a high m t u r e
environment are not well known, thus the thermal stress effect on MoIInAs must be

investigated with the proper passivation layer. This will involve additional
characterization of the silicon nitride sputtering process in order to customize the
passivation layer to make it compatible to Mo and InAs surface.
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APPENDIX

High Temperature Ohmic Contact Process Runsheet

1)

Obtain film and saw apart

2)

Qean
2.1
2.2
2.3
2.4
2.5

3)

tweezcrs/clean Si wafer.
Soak in TCA (ultrasonic):
Soak in Acetone (ultrasonic):
Soak in Methanol (ultrasonic):
Rinse in DI water
Dry with Nz

QeanIndium
3.1
Soak in TCA (ultrasonic):
3.2
Soak in Methanol (ultrasonic):
3.3
Soak in Acetone (ultrasonic):
3.4
DrywithNz

5 minutes
5 minutes
5 minutes

5 minutes
5 minutes
5 minutes

4)

Mount film on Si wafer using Indium
Note: Be careful not to get any In on the film

5)

Clean sample mounted on Si wafer
5.1
5.2
5.3
5.4
5.5

Soak in TCA (no ultrasonic):
Soak in Acetone (no ultrasonic):
Soak in Methanol (no ultrasonic):
Rinse in DI water
Dry with N2

5 minutes
5 minutes
5 minutes

Ohmic metallization pattern (mask level #1)
Apply AZ-1350 SF positive photoresist:
4400 RPM/30 scconds
6.1
6.2
Softbake:
W 1 0 minutes
6.3
Align & expose mask level #1 using Suss Aligner

6.4
6.5
6.6

Intensity = 23 m ~ l c m 2
Power = 303 W
Exposure time = 7.5 seconds
Chlorobenzene soak: 17 minutes
DrywithNz
Develop resist
6.6.1 AZ 351 Deve1oper:Di water (15) for 35 seconds
6.6.2 Rinse in DI water
6.6.3 Dry with N2
6.6.4 Inspect and repeat step 6.6 if necessary

Surface treatment bbfore metal evaporation
7.1
I-bOzNH40H:DI water (l:3:1000) for 15 seconds
7.2
NH40H:DI water (15) for 30 seconds
7.3
Dry with N2
7.4
Put sample into evaporation system immediately

-

Evaporate metals in Airco Temescal E-beam evaporation system

Metal

Ni
100
760
Mo
400
2370
Ni
50
380
Ge
50
240
Ni
50
380
In
50
400
Ni
50
380
Chamber pressure befare evaporation = 1E-6 T
Chamber pressure during evaporation = 2E-6 T

Note: After evaporating one metal, wait until the chamber pressure
stabilizes back to the original pressure before evaporating the next metal. When
all the metals are evaporated, cool the system for about 30 minutes befort venting
the chamber.

9)

Lift-off
9.1
Soak in Acetone (may want to use squirt bottle)
9.2 If Acetone does not work well, soak the sample in Microposit 1165 mist
remover for 5 minutes, and rinse in Acetone
9.3 After Acetone rinse, rinse the sample in Methanol
9.4 Rinse in DI water
9.5 Dry with N2
9.6 Inspect and repeat step 9.1 to 9.5 if necessary

10)

Mesa etch pattern(Mask level #2)
10.1 Apply AZ1350 SF positive photoresist:
6OOORPMl30seconds
10.2 Softbake:
W 1 0 minutes
10.3 Align & expose mask level #2 using Suss Aligner:
Intensity = 23 mw/c&
Power = 303 W
Exposure time =6.5 seconds
10.4 Develop resist:
10.4.1
AZ 351 Deve1oper:Di water (1:s)for 35 seconds
10.4.2
Rinse in DI water
10.4.3
Dry with N2
10.4.4
Inspect and repeat step 10.4 if necessary
10.5 Hardbake:
120C/15minutes
10.6 Measure photoresist thickness using Tencot Alpha Stcp

11)

Mesaetch
1 1.1 I3AhNHsOH:DI water(3.5: 10:500)
11.2 Stirr the solution with magnetic stirrer at 60 RPM
1 1.3 Etch rate is around 2000 A/ininute
11.4 Measure mesa depth using Tencor Alpha Step
11.5 If the thickness from step 10.6 minus the thickness h m stcp 11.4 is the

mesa depth you want, proceed to next step. Otherwise, repeat step 11.1
to 11.4
11.6 Strip photoresist using Acetone
11.7 Rinse in Methanol
11.8 Rinse in DI water
11.9 DrywithN2
11.10 Measure the storage time (to compare before and after annealing)
Clean sample (same as step 5)
Demount film from Si wafer
13.1 Heat the sample on hot plate.
Note: Be careful not to get any In on the film
Rapid Thermal Annealing (RTA)
14.1 After the film is demounted, place it on a clean Si wafer
14.2 Put N+ GaAs wafer (polished side down) on top of the film for
proximity cap.
14.3 Load the sample in A. G. Associates Minipulse system
14.4 RTA: 250C!/30 seconds
85W 5 seconds
14.5 Open and remove the sample from Minipulse when the chamber
temperature is less than 60C
14.6 Inspect
14.7 Measure the storage time
Mount the film on Si wafer and clean (same as step 5)

-

Overlayer metallization pattern(mask level #3)
16.1 Repeat step 6
Overlayer metal evaporation
17.1 Load the sample in Airco

Metal
Ti

100

350

17.2

17.3

Chamber pressure before evaporation = 1E-6 T
Chamber pressure during evaporation = 2E-6T
After Ti evaporation, remove the sample from Airco and i m m ~ l y
load it into NRC thermal evaporator for Al evaporation.
Al thickness = 5000A
Chamber pressure before evaporation = 5E-7 T
.
Chamber pressure during evaporation = 3E-6 T
Remove the sample from NRC and immediately load it into Airco for Ni
evaporation

Metal
Ni
100
760
Chamber pressure before evaporation = 1E-6 T
Chamber pressure during evaporation = 2E-6 T
18)

Lift-off
18.1 Repeat step 9

19)

Use TLM structures to measure the specific contact resistance. This value will
be used for end-point detection of SiN4 durini the etching procedure.
$

-

20)

Demount the sample from the Si wafer and place the sample on a clean Si wafer
(same as step 13)

21)

Sputter SiN4 using MRC 8620 sputtering system

Parameters
Load
Bias
Input
Forward power
Reflected power
Pressure
Sputter rate
22)

8.25
6.95
9.65
120W
1!W
12 mT (during sputtering)
13Nminutc

Remount the sample on Si wafer

23)

s ~ Netch
~ I (mask level #4)
23.1 Repeat step 10.1 to 10.5 with the mask used for overlayer mttallization
23.2 Load the sample in Technics PECVD system and etch far applrorimatcly
1 minute
Power = 125W
h s s m = 170 mT
CFI (20% Oz)flow rate = Adjust to acquire chamber pnssure of 170 mT
Note: Make sure the In is completely covered by sufficientlythick
photoresist before placing the sample in Technics system.
23.3 Inspect and repcat step 23.2 if necessary
23.4 Measure TLM structures for the specific contact resistance. If this value
is close to the specific contact resistance value from step 19, proceed to
the next step. Otherwise repeat step 23.2 to 23.3

24)

*ady for electrical chamcte!rization

